Abstract. As the fourth fundamental circuit element, memristor will introduce great change to the conventional electronic circuits. Quantization circuit of ADC (Analog to Digital Converter) is one of the promising circuits applications that can be improved by memristors. In this manuscript, a parallel memristors quantization circuit design is proposed. The circuit with such implementation scheme is able to achieve high rate and high precision quantization conversion. Compared with other memristor based quantization circuit, it shows good performance in power dissipation and circuit size.
threshold, the memristor is activated and the state transitions. The voltage controlled memristor can be described by the following formula:
Where I M is the current through the memristor and V M is the voltage across the terminals. M is the memristance value, x is the internal state variable, and f is the dynamic function of the device. Assuming that the threshold voltage of the memristor is V th , when |V M |>V th the M value will be changed. R ON and R OFF are low resistance state and high resistance state, respectively, and the corresponding logic values are 1 and 0.
The published memristor-based ADC circuit and coding scheme are shown in Fig. 1 . All the state of memristors in the same column are initially set to "on" (low resistance configuration). A synchronized pulse signal is applied to the two terminals of the memristor. The pulse width is T, and T is the shortest time that can guarantee changing the state of the memristor when the voltage exceeds the threshold. The amplitude of left pulse is V in which is the pulse for the input signal sampling. The amplitude of pulse on the right side is i∆V, i=0, 1, ..., N-1. In order to avoid an error when the input voltage is close to the threshold, let ∆V=4/3V th . The pulse signals on both sides are inverted and synchronously loaded on this series of memristors. Since the voltage difference across the memristor is greater than V th , the memristor will transition from the "on" state to the "off" state. It can be seen that when the first positive pulse acts on the memristor, all memristors with i>(V in +V th )/∆V are set to the "off" state (the high resistance state). Since the diode at the right end, which only allows the forward current to pass, the latter negative pulse sets the memristor i<(V in -V th )/∆V to the "off" state, i.e. avoiding the memristor that has been converted to the "off" state changing back to "on" state. When the pulse signal is applied, only one or two adjacent memristors are in an "on" state. When V in is close to an integer multiple of ∆V, there is a memristor in the "on" state, and when V in is close to (j+0.5) ∆V, where j is an integer, two memristors are "on" status. Such novel design still have some shortcomings. First, each signal pulse is required to be reversed, which increases the complexity of the VLSI design, and it is very difficult to synchronize the two pulses at the nanosecond level. Second, each ADC requires a series of pulses at the other end of the memristor sequence, which increases the power consumption of the system and weakens the power consumption of the memristor as a passive device. In addition, if a high-resolution ADC is implemented with this structure, it is necessary to read the memristor state multiple times, greatly increasing the burden on the read circuit, and also limiting the slew rate. For example, to construct an 8-bit ADC, the output has 256 states, and 129 memristors are required to form a sequence. On average, 64 readings are required to find the memristor that is set to "on", and then the next memristor is judged. So whether the device is in the "on" state, the circuit has to be read 65 times to get the output state.
Too much time cost in the read operation limits the conversion speed of the ADC and there is much room for improvement.
Improvement of ADC Design Based on Memristor
In this paper, a new quantization circuit based on memristor is designed for ADCs, as shown in Figure  2 , which is an upper triangular resistance matrix formed by memristors. The i-th row has i memristors, and the memristors in each row are connected in series. The lines are connected in parallel, the left terminal is connected to the input signal, and the right terminal is grounded.
Initially, all memristors are "on" states. The input terminal applies a pulse signal with a width of ∆T, where ∆T is the minimum time for pulse changing the memristor's state when the voltage V in exceeds the switching threshold value V th . Since each memristor is in series relationship, the whole applied voltage is divided by each other, the voltage amplitude of each memristor in the i-th row is shrinked to V in /i. When V in >i*V th , each memristor of the row number less than i is switched from the "on" state to the "off" state, and the input pulse is quantized as iV th , and V th is the minimum quantization unit. Lets' take a 3-bit ADCs as an example to illustrate the design of this article. When the system has a input signal V in , which equals 2.3V th . Since 2.3V th >2V th , one memristor in the first row and two memristors in the second row are converted to the "off" state, and the memristors on the row from line 3 to line 7 remain "on". That is, the input is quantized to 2V th , and V th is the quantized minimum unit ∆V. The high resistance state of the memristor indicates a logic value of '1', and the low resistance state indicates a logic value of '0'. Finally, the quantization code stored in the memristors is 000011. The quantization coding scheme is shown in the following table: Table 1 . The proposed quantization coding scheme.
The amplitude of input signal
The coding result 0 ≤ V in < ∆V 0000000
Since the half of the converted memristor matrix is in the "on" state and the other half is in the "off" state, the order is arranged, so the strategy of folding the half can be used when reading the quantized result. Since the states of the individual memristors on each line are the same, each row only needs to read the state of one memristor. i.e. The n-bit ADCs module has a (2 n-1 -1) line, and first reads the state of the last memristor of the 2 n-2 th row, if it is the "on" state, Then read the last line of the (2 n-2 -2 n-3 ) line; if it is "off state, read the second (2 n-2 +2 n-3 ) the state of the row. By analogy, until an i-th behavior is "off" and its neighboring behavior is "on", the quantized result can be judged as iV th . Theoretically, for an n bits quantized results, the averaged compararison operation needs n+1 times.
Similarly, taking the above 3-bit ADC as an example again, when a signal V in having a size of 2.3V th is input to the left end of the system, the step of reading the quantized state is further explained, which further explains the reading strategy. First read the last memristor on line 4 and find that its status is "on". Then read the last memristor on line 2 and find that its status is "off". Then read the last memristor on line 3 and find that its status is "on". Therefore, after three reading operations, it can be judged that the quantization result is 2V th .
Simulation and Disscussion
The software used in this simulation was OrCAD Capture CIS, using the Spice simulation tool. The 3-bit quantization circuit in Figure 2 was constructed using the threshold memristor model. In this model, the equation (1) and (2) would be rewrite as:
where V th is threshold voltage, R OFF and R ON are the high resistance and low resistance of memristor, respectively. α and β are the fitting variable. Here the memristor simulation parameters are: R ON =1000, R OFF =6K and the threshold voltage is V set to 0.1V.
The simulation schematic is as follows: Set the input signal to 3V th , and the output result is as shown in the figure below. The last memristor in the first, second, and third rows becomes high resistance, and the last memristor in the remaining rows is in a low resistance state. The simulation result is shown in Figure 3 . Another test bench is to set the input signal 4.9V th . The last memristor on the 1st, 2nd, 3rd, and 4th lines should become high resistance, and the last memristor remains unchanged in 3 lines. The simulation result is shown in Figure 4 . Then the final test bench is to set the input signal 2.3V th . The last memristor on the 1st, 2nd, 3rd, and 4th lines becomes high resistance, and the last memristor remains unchanged in 3 lines. The simulation result is shown in Figure 5 . All the simulation results show that it is feasible to construct an analog-to-digital conversion module and quantize the analog input signal into three state digital signals using a pure memristor network. According to the same circuit expansion and promotion, it is also feasible to construct a multi-bit analog-to-digital conversion circuit in principle. The quantized results are relatively stable and can be stored directly in the memristor. The conversion time is faster, which is the shortest time to convert the on and off states after the input exceeds the threshold voltage.
Summary
In this paper, a new quantization circuit based on memristor is designed for ADCs. Compared with the existing memristor-based ADC design, the power consumption is lower, the circuit is easier to implement, and the conversion speed is faster.
